. This previous design uses dedicated communication cell and imaging pixel arrays which are arranged on a same focal plane such that even and odd rows are used for communication cells and imaging pixels, respectively. This approach is suitable for optimizing the speed of optical communication because of the dedicated pixel structure for communication. However, spatial resolution of the imager is halved and as a result, it has a problem of seamless tracking of light source if the size of light source becomes smaller than the area of two pixels.
Cell Structure and Operation
shows the schematic diagram of the light pulse receiver (LPR) /Imager cell structure. The potential profiles along the Si surface of the cross-section of Fig. 1 are shown in Fig. 2 . In this pixel, image signal charge accumulated in a photodiode (PD) is read out through a circuit of the right-hand side of Fig. 1 . The operation is the same as that of the conventional 4-transister type active pixel circuit. By opening the transfer gate TX1, photo charge is transferred to the floating diffusion node FD1, and the resulting voltage change of the FD1 is read out with a source follower amplifier. The potential profile in this case is shown in Fig.2(a) . If light pulses irradiate the pixel, a very large amount of photo current is generated and the photo charge overflows into another floating diffusion node FD2 through a potential barrier created at the left-hand side of the photodiode. The FD2 is not perfectly floating, but is connected to a drain through another potential barrier, so that the potential -1 0 2 9 - 2 0 1 1 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , N a g o y a , 2 0 1 1 , p p 1 0 2 9 -1 0 3 0   G H -1 -2 of the FD2 responds to optical pulses [5] . This voltage change of the FD2 responding to the light pulses is read out through another source follower amplifier of the left-hand side.
E x t e n d e d A b s t r a c t s o f t h e

Implementation and Experimental
A prototype CMOS 2-D light pulse receiver/imager for the proof of concept is implemented using a 0.18m CMOS image sensor technology with pinned photodiode option. Fig. 3 shows photomicrograph of the chip. The left-half array is with the two-port pixels for light pulse receiving and imaging. The size of the two-port pixel is 7.5 x 15m
2 . The right-half array is with dedicated LPR cells and image pixels. The gray-scale image and flag image signals are read out with the column readout circuits at the bottom and the communication signals are read out with the column readout circuits at the top. Fig. 3 Photomicrograph of the prototype sensor chip. Fig. 4 shows a sample image taken by the implemented chip. An image area of the LED light source for optical communication is indicated by the red square. The cell address corresponding to the center of the LED light source is set at the row and column address generator, and the communication signal is read out as shown in Fig. 5 . A base band signal with a random sequence is modulated by a differential Manchester coding at 2Mbps and the LED light source is driven by the modulated signal. The analog waveform of the communication signal output of the chip is shown in the upper-side of Fig. 5 . The received analog signal is demodulated by an external processing. To do this, the analog signal is converted to a digital signal using a high-speed ADC, a carrier signal is extracted by a clock data recovery circuit and then the baseband digital code is received as shown in the lower side of Fig. 5 . A spatial optical communication using the implemented ISC chip is successfully performed at 2Mbps.
Conclusions
This paper presents a two-port pixel structure for simultaneously producing light pulse and image signals. A prototype chip for the proof of concept has been implemented and both imaging and modulated pulse receiving are successfully demonstrated. 
